CDTA-BASED QUADRATURE OSCILLATOR DESIGN

Atilla Uygur, Hakan Kuntman

Department of Electronics and Communication Engineering, Istanbul Technical University
Maslak, 34469, Istanbul, Turkey¹,²
phone: + (90) 212 285 3554, fax: + (90) 212 285 3679 email: uygura@ehb.itu.edu.tr¹, kuntman@ehb.itu.edu.tr²

ABSTRACT

In this paper, a quadrature oscillator topology is designed using CDTA (Current Differencing Transconductance Amplifier) based allpass building blocks. Low-voltage CMOS realization of the CDTA element is also given, which is used to implement allpass filters. Resulting circuit is capable of working in supply rails between ±0.75V and total power consumption is just 0.75 mW. SPICE simulation results are supplied to verify the theoretical study.

1. INTRODUCTION

Current Differencing Transconductance Amplifier is first presented in [1] by Biolek, which is then found as a useful active building block for current-mode signal processing and some circuit solutions are given using this active block by several authors. Although it is proposed recently, it is already shown to be a versatile element in several circuits [2-5]. However, to the best knowledge of authors, no CDTA-based oscillator topology exists in the literature. This paper proposes a CDTA-based quadrature oscillator topology. Resulting circuit consists of only six passive elements and two CDTA block which is more compact than its operational amplifier and OTRA counter parts [6-7] and the condition of oscillation is independent of frequency of oscillation. Thanks to low-voltage CMOS CDTA element in the allpass sections, total power consumption of overall topology is 0.75mW and designed oscillator is suitable for single battery operated systems because of its symmetrical ±0.75V power supplies. SPICE simulation results are given to confirm the theoretical study.

2. CDTA

Current Differencing Transconductance Amplifier consists of an input current subtractor and dual output transconductance stage. Input stage takes the difference of input signals and transfers this difference current to the intermediate z terminal where this current is converted to voltage via an external impedance. Then, this voltage is again converted to balanced output currents by the dual output transconductance stage. Symbol of the CDTA element is shown in Fig.1 and defining equations are given.

\[
V_p = V_n = 0 \quad I_z = I_p - I_n \\
I_{x^+} = gV_z \quad I_{x^-} = -gV_z
\]  

\[R_{wp} \approx \frac{1}{g_{m2}g_{m3}r_{o3}}\]  
\[R_{zn} \approx \frac{1}{g_{m5}g_{m9}r_{o8}}\]

On the other hand, one of the drawbacks of the circuit is the accuracy of the output currents because of this downside feature of output transconductance stage. More accurate transconductor stages can be used but this trades off supply voltage range or circuit compactness, which is an important factor for wide bandwidth operation. Transistor aspects of the circuit are given in Table 1.
Further information about this low-voltage CMOS realization of CDTA can be obtained from [9]. Nevertheless, SPICE simulation results of this circuit are summarized in Table 2.

Table 2. Simulation Results

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltages</td>
<td>±0.75V</td>
</tr>
<tr>
<td>Bias Current</td>
<td>54μA</td>
</tr>
<tr>
<td>Technology</td>
<td>0.35μ AMIS</td>
</tr>
<tr>
<td>I_{in}/I_{out} (-3dB) Bandwidth</td>
<td>87MHz</td>
</tr>
<tr>
<td>I_{in}/I_{out} (-3dB) Bandwidth</td>
<td>20MHz</td>
</tr>
<tr>
<td>p input resistance</td>
<td>25Ω@1MHz</td>
</tr>
<tr>
<td>n input resistance</td>
<td>25Ω@1MHz</td>
</tr>
<tr>
<td>Power Consumption</td>
<td>0.37mW</td>
</tr>
<tr>
<td>Transconductance (g)</td>
<td>210μA/V</td>
</tr>
<tr>
<td>Biasing Voltages</td>
<td>Vb1=−0.2V, Vb2=0.3V</td>
</tr>
<tr>
<td>Input Offset Current</td>
<td>0.4μA</td>
</tr>
</tbody>
</table>

As seen from simulation results, 67MHz bandwidth difference between n and p terminal currents is caused by the current mirror high frequency poles. Input signal follows the path through these current mirror transistors from p to z. Biasing current of the circuit is chosen as a logical value that is enough to obtain acceptable circuit performance, at the same time, low power consumption.

3. QUADRATURE OSCILLATOR

Allpass filters are important circuit structures for analog signal processing applications. One of the application areas of allpass filters is quadrature oscillators. A quadrature oscillator can easily be obtained using one noninverting and one inverting allpass filter. CDTA-based, recently proposed allpass filter section are shown in Fig.3.

In the topology, while Y1 determines DC gain of the filter, Y1 and Y2 determine whether the filter is inverting or non-inverting. Choosing Y1 as resistor Y2 as capacitor, inverting allpass filter response is obtained at the negative output of the CDTA element. If Y1=C, Y2=G is chosen, non-inverting allpass filter transfer function is satisfied at the negative output. g/Y3 comes in front of this transfer function (4) as DC gain and can be set easily by choosing appropriate values for the impedances and transconductances of CDTAs.

\[ \frac{I_{out}}{I_{in}} = \frac{1 - sCR}{1 + sCR} \]  

SPICE simulation result of this allpass filter response is shown in Fig. 4, where it is seen that ideal and simulated responses agree well. Using these allpass sections in a feedback loop, results in a quadrature oscillator where two outputs are in 90° phase difference.
For the oscillator in Fig. 5, frequency of oscillation is given by
\[ f_o = \frac{1}{2\pi \tau} \]  
(5)

where \( \tau \) is the time constant and equal to \( RC \). In the circuit, \( R=R_1=R_2, C=C_1=C_2 \).

For the oscillator in the figure, passive element values are chosen as \( R_1=R_3=1\,k\Omega, R_2=R_4=4.5\,k\Omega, C_1=C_2=1\,\mu\text{F} \). SPICE simulation result of the proposed quadrature oscillator is given in Fig.6. Using these values, frequency of oscillation is found as 159 kHz. SPICE simulation results give this value as 150 kHz, which is close to theoretical results. Small deviation from the theoretical results is probably caused by the parasitics at the input terminals of the CDTA element.

Oscillator circuit is loaded with an output resistor and its value is varied from 1\( \Omega \) to 15\( \Omega \). Variation of output voltage versus output resistance is shown in Fig. 7. As seen from the figure, it is possible to obtain output voltage signal close to supply voltage value.

4. CONCLUSION

In this study, low-voltage CMOS realization of the CDTA element is given. Using this circuit in allpass filter sections, a quadrature oscillator is designed. Related SPICE simulation results are given. Proposed oscillator topology includes only six passive elements which is an improvement over its OTRA and Operational Amplifier counter parts.
REFERENCES