DSP Based OFDM Receiver for Time-varying Underwater Acoustic Channels

Bo Peng, Pierluigi Salvo Rossi, Hefeng Dong, and Kimmo Kansanen
Department of Electronics and Telecommunications
Norwegian University of Science and Technology,
Email: bo.peng@iet.ntnu.no, salvorossi@iet.ntnu.no, hefeng.dong@iet.ntnu.no, kimmo.kansanen@iet.ntnu.no

Abstract—This paper presents a digital signal processor (DSP) based iterative orthogonal frequency division multiplexing (OFDM) receiver for time-varying underwater acoustic channels. The time-varying channel is modelled by basis expansion model (BEM). To explore the inherent sparsity of underwater acoustic channel, orthogonal matching pursuit (OMP) algorithm is adopted. A fast Fourier transform (FFT) based low-complexity implementation of OMP algorithm is employed to reduce computational complexity and save memory space. The receiving system is implemented on a multi-core DSP evaluation module TMDX-EVM6678L. The performance of proposed receiving system is validated through experimental data collected from real world. With two cores running at 1 GHz, the real-time processing is achieved and the system performance is satisfying.

Index Terms—Underwater acoustic communication, DSP, Iterative receiver, orthogonal frequency division multiplexing (OFDM)

I. INTRODUCTION

Underwater acoustic network has wide applications in oceanographic data collection, underwater structure monitoring and scientific exploration. Designing reliable and high data rate physical communication is key for the success of underwater acoustic network. Underwater acoustic channel which often exhibits doubly-selective (both time selective and frequency selective) fading provides significant challenge for high performance communication in the physical layer. Various techniques have been proposed to combat the challenge caused by the channel. For single carrier system, the advanced adaptive turbo equalization technique has been adopted to deal with the sever time-varying inter symbol interference (ISI) generated by long channel delay spread and Doppler spread [1]. Orthogonal frequency division multiplexing (OFDM), which enables to use low complexity equalizer in ISI limited channel, has also been studied for underwater acoustic channel [2], [3]. To combat the inter carrier interference (ICI) caused by Doppler effect, receivers with ICI equalizer are investigated in [4]–[7].

Real-time implementation of underwater communication system has also been studied in [8]–[12]. For single carrier system, the adaptive multi-channel equalizer is applied in [11]. Direct spread spectrum technique is used in [10] and turbo equalizer is incorporated in [8], [12]. Underwater modem with OFDM technique is proposed in [9]. However, ICI is ignored in [9], which can affect its performance in time-varying environment.

In this work, we present our DSP implementation of an iterative OFDM receiver. Unlike work in [9], ICI is considered in our implementation. To the best of our knowledge, it is the first real-time implementation of iterative OFDM underwater acoustic communication receiver that takes ICI into account. The basis expansion model (BEM) [13]–[16] is used to model the time-varying channel. To explore the sparsity inherited in sparse channel, orthogonal matching pursuit (OMP) based channel estimation [4], [17] method is applied in this work. A low-complexity OMP implementation based on FFT is presented to reduce computational complexity and save memory space. The band limited ICI equalizer is implemented to combat ICI. The receiver operates in an iterative manner (turbo receiver) which can further improve the performance. The receiving system is implemented on a multi-core DSP TMS320C6678 running at 1 GHz. The performance is tested through recorded sea trial data. The computational complexity is affordable when two cores are used and the bit error rate (BER) performance is satisfying.

The rest of paper is organized as follows. Section II introduces the signal model. Section III describes the channel estimator. Section IV presents the DSP implementation and section V shows the performance evaluation.

Notation: Upper-case (resp. lower-case) bold letters refer to matrices (resp. column vectors) with \([A]_{n,m} \) (resp. \(a_n \)) being the \((n, m)\)th (resp. \(n\)th) entry of \(A\) (resp. \(a\)). \(\mathbf{I}_n\) represents the \(n\)th column of matrix \(\mathbf{A}\), unless stated otherwise. \((\cdot)^T\), \((\cdot)^H\), \((\cdot)^*\) and \(E(\cdot)\) stand for transpose, Hermitian transpose, conjugate operation and expectation operation respectively. \(\otimes\) and \(\odot\) refer to Kronecker product and Hadamard product. \(\mathbf{F}\) represents normalized Fourier matrix with \(\mathbf{a} = \mathbf{Fa}\) being the FFT of \(a\). \(\text{diag}(\mathbf{a})\) refers to a diagonal matrix with \(a\) on the main diagonal; \((\mathbf{a})_P\) stands for a column vector with entries of \(a\) corresponding to the indices from the set \(P\). \(\mathbf{1}_G\) and \(\mathbf{1}_G\) denote a \(G \times G\) identity matrix. \(\mathbf{a}\) is the estimation of \(a\) and \(j = \sqrt{-1}\).

II. SIGNAL MODEL

A block of \(L_b\) information bits \(\{a_1, \ldots, a_{L_b}\}\) is encoded by a half rate convolutional channel encoder with generator polynomial \([1, 171]_{133}\). The encoded bits are interleaved by a random interleaver and mapped to a vector of complex symbols denoted as \(s[n] = [s_0[n], \ldots, s_{N_c-1}[n]]\) for the \(n\)th block. The symbol vector \(s[n]\) is modulated on \(N_c\)
subcarriers to generate $N_c$ time-domain symbols as $v_k[n] = \frac{1}{\sqrt{N}} \sum_{i=0}^{N_c-1} s_i[n] e^{j \frac{2\pi i k}{N_c}}$ which can be efficiently implemented through IFFT. To avoid inter-block interferences, a cyclic prefix (CP) with length of $N_p$ is inserted before each data block. After that, the time-domain symbols are passed through pulse-shaping filter and upconverted on the carrier frequency.

At receiver, the received signal is downconverted and sampled with sample rate $T$. After removing CP, compensating carrier frequency offset (CFO), we can express the received based band signal within one block as [18]

$$ y = \sum_{q=1}^{Q} \text{diag}(v_q) B[q] y + w $$

with BEM which models the time-varying channel impulse response as $h[n, l] = \sum_{q=1}^{Q} b_{q,l} v_q[n]$. The $q$th base function is denoted as $v_q[n]$ and $v_q$ in vector form. The $q$th BEM coefficient with delay tap $l$ is written as $b_{q,l}$ and $B[q]$ is a circulant matrix with first column being $[b_{q,0}, \ldots, b_{q,L-1}, 0, \ldots, 0]^T$. The noise vector is denoted as $w$. Applying FFT, we obtain

$$ \tilde{y} = \sum_{q=1}^{Q} \Delta[q] F B[q]\tilde{s} + \tilde{w} $$

where $\Delta[q] = F \text{diag}(v_q) F^H$ and $\tilde{s} = 1_G \otimes s$.

III. ITERATIVE CHANNEL ESTIMATION

The channel estimation is based on linear model $\tilde{y} = U \tilde{x}$, where $\tilde{x}$ is a column vector containing BEM coefficients for estimation. The vector $\tilde{y} = (\tilde{y})_p$ refers to the frequency-domain received signals at subcarrier index set $P$. The subcarrier index set $P$ includes only pilot subcarrier indexes in the first iteration and contains all the subcarrier indexes in the remaining iterations. The matrix $U$ is written as

$$ U = [(\Delta[1] \text{diag}(f_1)s_{\text{soft}})_p, \ldots, (\Delta[Q] \text{diag}(f_Q)s_{\text{soft}})_p] $$

where $s_{\text{soft}}$ represents soft symbol estimates in one OFDM block.

To explore inherent channel sparsity, the OMP algorithm is used for channel estimation. Moreover, the OMP algorithm does not require any channel statistical information which is usually not available for underwater acoustic channel. The OMP algorithm [19] at $s$th iteration is summarized as follows

- Solve the optimization problem as

$$ t = \arg \max_t \frac{|u_t^H \tilde{y}|^2}{|u_t|^2}, t \notin I_{s-1} $$

- Update matrix $\tilde{U}[s] = [\tilde{U}[s-1], u_t]$ and estimate $\tilde{x}$ as

$$ \tilde{x} = (\tilde{U}^H[s] \tilde{U}[s])^{-1} \tilde{U}^H[s] \tilde{y} $$

- Update $I_s = I_{s-1} \cup \{t\}$ and residual vector

$$ \tilde{y} = \tilde{y} - \tilde{U}[s] \tilde{x} $$

IV. DSP IMPLEMENTATION

The receiving system is implemented on a multi-core DSP EVM TMDXEVM6678L which includes a DSP chip composed of 8 cores. Each core supports both fixed point operation and floating point operation with maximum raw computational performance up to 44.8 GMACS and 22.4 GFLPS (@1.4 GHz operating frequency) [20]. Each core also integrates 32 KB of L1 program and data cache, 512 KB of L2 memory which can be configured as either mapped RAM or cache. In addition, the chip integrates 4 MB of multi-core shared memory (MCSM). MCSM is cached by default. However the cache coherence of MCSM is needed to be maintained by programmer, while the cache coherence of L2 memory is maintained by DSP hardware. The EVM also contains 512 MB external DDR3 memory connecting with DSP device through external memory interface.

In our application, we use two DSP cores (DSP core 0 and DSP core 1) running at 1 GHz and all L2 memory is configured as RAM. DSP core 0 is used as main processor while DSP core 1 is adopted as co-processor. The coordination between two DSP cores is realized by inter-processor communication module. When co-processor is needed, the main processor would send a request through IPC and then execute its own tasks until the results from co-processor are needed. After receiving the request from main processor, the co-processor would execute the task according to the request, send the result to main processor again and get ready for new tasks. After receiving the feedback from co-processor, main processor would forward to following tasks. We use C language to implement our algorithm on DSP. To further improve the processing speed, the compiler is set up with optimization level 3. Besides, we use several programming strategies such as loop unrolling, applying intrinsic operations and using TI libraries to speed up processing time. The 32-bit single precision floating point is used to represent data for most of our implementations except SISO decoder which uses signed Q16.15 data type. The conversion between floating point and signed Q16.15 can be efficiently executed as 2 points per CPU cycle per core. The detailed implementation strategies for each processing unit are shown below.
A. Implementation for CFO compensation

We use the method in [2] for CFO estimation and compensation. The pre-defined possible CFOs are divided into two groups evenly. Each DSP core computes cost function related to one group of CFOs and find out the CFO that minimize the cost function. Finally, DSP core 0 determines the CFO estimation from the two possible CFOs corresponding to each group.

B. Implementation for channel estimation

As shown in (4), $\hat{U}^H[\hat{y}]$ must be computed at each iteration of OMP algorithm, which can induce heavy computational burden if computed directly. Moreover, $U$ would be dependent on soft symbol estimation which means additional process for computing $U$ would be needed for an iterative receiver. Such process would cause additional computational burden. However, we actually can adopt FFT to reduce both computational complexity and memory consumption as below.

Denoting $\tilde{U}[p]$ to be a matrix containing columns in $U$ related to $p$th basis function, we have

$$\tilde{U}^H[p]\tilde{y} = \begin{bmatrix} s_{\text{soft}}^H \text{diag}(f_1) H \Delta [\tilde{U}[p]] \tilde{y} \\ s_{\text{soft}}^H \text{diag}(f_{LL}) H \Delta [\tilde{U}[p]] \tilde{y} \\ \vdots \\ s_{\text{soft}}^H \text{diag}(f_{LL}) H \Delta [\tilde{U}[p]] \tilde{y} \end{bmatrix} = F^H[p] \text{diag}(s_{\text{soft}}) H \Delta [\tilde{U}[p]] \tilde{y},$$

where $s_{\text{soft}} = 1_G \otimes s_{\text{soft}}$. Since $\Delta[p]$ is a circulant matrix, $\tilde{U}^H[p] \tilde{y}$ could be efficiently computed through FFT.

In addition, we need to calculate the norm of column vectors in matrix $U$ at each iteration of the iterative receiver. We would show that FFT can be used to reduce the computational complexity and save memory. We denote

$$\psi[p] = \begin{bmatrix} \tilde{U}^H[p] \tilde{U}[p]_{1,1} & \cdots & \tilde{U}^H[p] \tilde{U}[p]_{L_r, L_r} \end{bmatrix}. \quad (8)$$

For $\psi_m[p]$, we can express it as

$$\psi_m[p] = e_m^H F^H \text{diag}(s_{\text{soft}}) H \Delta [\tilde{U}[p]] \Delta [\tilde{U}[p]] \text{diag}(s_{\text{soft}}) F_m = e_m^H F^H \text{diag}(s_{\text{soft}}) H F \text{diag}(\tilde{v}[p]) F^H \text{diag}(s_{\text{soft}}) F_m = \phi_m^H \psi[p],$$

where $\tilde{v}[p] = \tilde{v}[p] \circ \tilde{v}^*[p]$ and $\phi_m = (F^H \text{diag}(s_{\text{soft}}) F_m)^\ast \circ (F^H \text{diag}(s_{\text{soft}}) F_m)$. Thus we obtain $\psi[p] = \Phi \psi[p]$ with $\phi_m = \Phi_m$. $\Phi$ would be a circulant matrix so that $\psi[p]$ can be efficiently computed through FFT.

Since we use BEM with order two as channel model, each DSP core would calculate cost function in (4) related to each base function respectively. After determining $\tilde{U}[s]$, it is important to note that

$$\tilde{U}^H[s] \tilde{y} = \left[ \begin{bmatrix} \tilde{U}^H[s-1] \tilde{y} \\ \tilde{U}^H[s] \tilde{y} \end{bmatrix} \right] T \tilde{u}^H[s] \tilde{y}$$

can be computed recursively so that we only need to calculate the inner product of two column vectors at each iteration. $\tilde{U}^H[s] \tilde{U}[s]$ can be computed as

$$\tilde{U}^H[s] \tilde{U}[s] = \begin{bmatrix} \tilde{U}^H[s-1] \tilde{U}[s-1] & \tilde{U}^H[s-1] \tilde{U}[s] \\ \tilde{U}^H[s] \tilde{U}[s-1] & \tilde{U}^H[s] \tilde{U}[s] \end{bmatrix}, \quad (11)$$

which means only $\tilde{U}^H[s-1] \tilde{u}[s]$ is required to compute at each OMP iteration. $\tilde{U}^H[s-1] \tilde{u}[s]$ can be computed directly by using two DSP cores when iteration counter $s$ is less than a pre-determined threshold. When the counter $s$ exceeds that threshold, we can use the same method as computing $U^H \tilde{y}$ to calculate $\tilde{U}^H[s-1] \tilde{u}[s]$. To compute $\hat{e}$, we follow the iterative block Cholesky decomposition method [21]. Denoting the Cholesky decomposition of $\tilde{U}^H[s] \tilde{U}[s]$ is $\tilde{U}^H[s] \tilde{U}[s] = G^H[s] G[s]$ and $q[s] = \tilde{U}^H[s] \hat{y}$, it is worth noting that the result of solving $G^H[s] \beta[s] = q[s]$ can be obtained recursively as

$$\beta[s] = \left[ \beta^T[s-1] - \frac{q[s] - \tilde{U}^H[s-1] \tilde{u}[s-1]}{[G[s][s, s]} \right]^T. \quad (12)$$

To compute $\tilde{U}[s] \hat{e}$, FFT might be also used to reduce computational complexity. When iteration counter $s$ is less than the threshold, we can coordinate two DSP cores to compute it directly. If iteration counter $s$ exceeds the threshold, we could express $\tilde{U}[p] \hat{e}[p]$ where $\tilde{U}[p]$ is a matrix composed of columns in $\tilde{U}[s]$ related to the $p$th base function and $\hat{e}[p]$ contains elements in $\hat{e}$ corresponding to the $p$th base function.

$$\tilde{U}[p] \hat{e}[p] = \Delta[p] \text{diag} \left( F \tilde{v}[p] \tilde{e}[p] \right) s_{\text{soft}}$$

where $\Delta[p]$ is a banded approximation version of $\Delta[p]$ and is pre-computed and stored in external DDR3 RAM. $\mathcal{I}$ contains the selected indexes from OMP algorithm and $\mathcal{I}[p]$ includes elements in $\mathcal{I}$ related to the $p$th base function.

C. Implementation for ICI equalizer

We apply banded approximation for channel matrix so that subcarrier by subcarrier MMSE ICI equalizer as [22] which can naturally be parallel implemented by multi-core processor. In our implementation, all subcarriers that carry information symbols are divided into two groups. Each DSP core is responsible for equalizing and demapping one group of information symbols. We only need to compute half of the covariance matrix since it is a Hermitian matrix. The soft demapper is implemented as same as normal turbo equalizer and can refer to [23].

V. PERFORMANCE EVALUATION

The system performance is evaluated through experimental data from sea trial at the Trondheim fjord, Norway. The system setup is presented in Table I. As shown in Table I, the block duration (including CP) is up to 562 ms. If the data processing can be finished within this period, real-time processing can be achieved. The time-domain oversampling technique has been shown that it is capable of improving the performance of
TABLE I
SYSTEM CONFIGURATION

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Carrier frequency</td>
<td>12 KHz</td>
</tr>
<tr>
<td>CP duration</td>
<td>50 ms</td>
</tr>
<tr>
<td>Number of subcarriers</td>
<td>1024</td>
</tr>
<tr>
<td>Symbol rate</td>
<td>2 ks/s</td>
</tr>
<tr>
<td>Modulation scheme</td>
<td>8-PSK</td>
</tr>
</tbody>
</table>

TABLE II
CPU PROCESSING TIME

<table>
<thead>
<tr>
<th>Function</th>
<th>Processing time</th>
</tr>
</thead>
<tbody>
<tr>
<td>CFO compensation</td>
<td>0.76 ms</td>
</tr>
<tr>
<td>Vector norm calculation</td>
<td>0.101 ms</td>
</tr>
<tr>
<td>OMP channel estimation</td>
<td>87.7 ms</td>
</tr>
<tr>
<td>ICI equalization &amp; Soft demapper</td>
<td>5.25 ms</td>
</tr>
<tr>
<td>SISO decoder</td>
<td>6.77 ms</td>
</tr>
<tr>
<td>Soft mapper</td>
<td>0.347 ms</td>
</tr>
<tr>
<td>Total time per iteration</td>
<td>101 ms</td>
</tr>
</tbody>
</table>

OFDM systems [18] so that an oversampling factor of two is employed in our implementation. All the subcarriers are divided into groups every eight subcarriers. The pilot structure for each group is shown in (15) where P, 0 and D refer to pilot position, null position and data position respectively. The pilots and null are used for channel estimation in the 1st iteration, while pilots, null and soft data estimation are employed for channel estimation in the later iterations. We adopt discrete prolate spheroidal sequences as base functions [14] in order to avoid Gibbs effect caused by complex exponential base functions. The order of BEM is chosen to be two and the one-side band size for equalizer is selected to be two. The OMP algorithm terminates after 180 iterations and the CFO compensation coefficient is selected from a group of possibles values with group length of 32.

\[
[0 \ P \ P \ O \ D \ D \ D \ D]
\]

(15)

The CPU processing time for each function is presented in Table II. As presented in Table II, it consumes 101 ms to finish one iteration. If the maximum iteration number for the receiver is three, the receiver requires 303 ms to finish one data block processing, which is less than the duration of each data block so that real-time processing is able to be obtained. It is worth noting that the conventional LS would require to compute \( U^H U \) and its inversion where \( U \) is a \( 2048 \times 400 \) matrix. Such operation would need large computational resources. Besides, the iteration number for OMP algorithm could be reduced when channel exhibits much stronger sparsity. It is also notable that the performance can be further improved by increasing CPU clock rate (the DSP processor can run upto 1.4 GHz) or using more DSP cores.

During the experiments, an 8-element receiving hydrophone array with vertical spatial distance between two adjacent hydrophones at 1 m was close to shore deployed, ranging from 1.5 m to 8.5 m. The transmitting transducer was deployed from NTNU’s research vessel Gunnerus with a depth of 15 m. The vessel was located at two different locations with different horizontal distances from the receiving array. At location 1, approximately 1 km away from the receiver, three burst transmissions with 11 blocks (in total 20736 bits ) were conducted, while four burst transmissions (in total 27648 bits) were carried out at location 2 which is approximately 1.3 km away from the receiver array. The achieved average bit error rate performances for each hydrophone at location 1 and 2 are shown in Fig. 2 and Fig. 3 respectively. The achieved BER for location 1 after 3 iteration is on the order of \( 10^{-3} \) except hydrophone 2 while the BER for location 2 is even lower since the sea state is much calm at location 2.

VI. CONCLUSION

This paper investigates the DSP implementation of an iterative OFDM receiver for time-varying underwater acoustic channel. Based on BEM, the OMP channel estimation is efficiently implemented through FFT which is able to reduce executing time and save memory space. With careful optimization on the program, the real-time processing is achieved. The DSP based OFDM receiver is also validated through recorded data from sea experiments and the BER performance.
is satisfying. The proposed implementation can be integrated into future advanced underwater acoustic modem.

REFERENCES


[19] “TMS320C6678 multicore fixed and floating-point digital signal processor (rev. e).”