# HARTLEY TRANSFORM BASED ARCHITECTURE FOR TIME-FREQUENCY ANALYSIS AND TIME-VARYING FILTERING

Srdjan Stankovi@, Veselin Ivanovi@, LJubisa Stankovi@ Dept. of Electrical Engineering, University of Montenegro, 81000 Podgorica, MONTENEGRO Tel: +381 81 244 921; fax: +381 81 244 921 e-mail: I.stankovic@ieee.org

## ABSTRACT

An architecture for real-time implementation of a system for time-frequency (TF) signal analysis and timevarying *Tering* is proposed. It is based on the Smethod (SM) and its relationship with the Hartley transform (HT). Hardware design, for a *Ted-point* arithmetic, is well-structured and suitable for VLSI implementation. It is simpler than the system based on the short-time Fourier transform (STFT).

#### **1 INTRODUCTION**

Realizations of signal processing algorithms, including TF analysis, admit both hardware and software implementation. Design of an e±cient hardware implementation is often necessary for real-time applications of developed algorithms. Hardware implementations of the simplest tools for TF analysis, the STFT and its energetic version - spectrogram, are widely known. However, a serious drawback of these transformations is low concentration in TF plane, which may be inconvenient in many applications. The quadratic time-frequency distributions (TFDs) play central role in overcoming this problem [7]. The most prominent member of this class of TFDs is the Wigner distribution (WD). Despite the high resolution, it generates cross-terms in the case of multicomponent signals, what limits its applicability. In order to reduce the emphasized e<sup>®</sup>ects of interference, the reduced interference TFDs are de-ned [7]. One of them is the SM, which is based on the uni<sup>-</sup>ed de<sup>-</sup>nition of the STFT and the WD [17]. Recently, the SM has been intensively used [8, 15]. Besides the reduction (or complete elimination) of the cross-terms, the SM retains high resolution of the WD. A hardware implementation of the SM is proposed in [14]. It is based on the STFT implementation. Each channel of the proposed implementation is made of two sub-channels, one for the real part, and the other for the imaginary part of the STFT transformation.

In this paper we develop an architecture suitable for VLSI implementation of the SM based on the HT. The HT is real transform and, for a real-valued signals implementation, it can be more appropriate tool than the

STFT. Proposed architecture is then used for the realtime time-varying <code>-Iter</code> realization. A complete hardware for the e±cient ASIC implementation of a system for TF analysis and time-varying <code>-Itering</code> has been presented.

## 2 THEORETICAL BACKGROUND

A discrete form of the SM is given by [17, 20]:

$$SM(n;k) = \underbrace{\mathbf{X}^{d}}_{i=i \ L_{d}} P(i)STFT(n;k+i)STFT^{\pi}(n;k_{i} \ i);$$
(1)

where STFT of the analyzed signal f(n) is de-ned as:

$$STFT(n;k) = \sum_{\substack{i=i \ N=2+1}}^{k} f(n+i)w(i)e^{i \ j \frac{2/k}{N}ik}; \quad (2)$$

and  $W_P = 2L_d + 1$  is a width of the frequency domain window P(i). By an appropriate selection of the window P(i) width, the same concentration as in the WD case can be achieved, avoiding the presence of cross-terms [17, 20]. Knowing that the STFT of the real analyzed signals is a complex transform, STFT(n; k) = STFT<sub>Re</sub>(n; k) + jSTFT<sub>Im</sub>(n; k) (STFT<sub>Re</sub>(n; k) and STFT<sub>Im</sub>(n; k) are the real and imaginary part of STFT(n; k), respectively), in the case of rectangular window P(i), (1) can be written as:

$$SM(n; k) = jSTFT(n; k)j^{2}$$

$$+2 \sum_{i=1}^{\mathbf{K}^{d}} STFT_{Re}(n; k + i)STFT_{Re}(n; k + i)$$

$$+2 \sum_{i=1}^{\mathbf{K}^{d}} STFT_{Im}(n; k + i)STFT_{Im}(n; k + i)$$
(3)

Thus, each channel of the SM implementation based on the STFT consists of two identical sub-channels, one used for processing of  $STFT_{Re}(n;k)$ , and the other used for processing of  $STFT_{Im}(n;k)$  [14].

## 3 HARDWARE FOR THE S-METHOD IM-PLEMENTATION BASED ON THE HT

When a signal is real-valued then one may use the HT instead of the STFT, since the HT gives the real coefcients of the real analyzed signal. A discrete form of the short-time HT is given by, [6, 10, 12]:

$$HT(n;k) = \underbrace{\mathbf{X}^{2}}_{i=i} f(n+i)w(i)(\cos\frac{2\frac{1}{N}}{N}ik + \sin\frac{2\frac{1}{N}}{N}ik):$$
(4)

The relation between STFT(n; k) and HT(n; k) is:

$$HT(n; k) = H_{p}(n; k) + H_{n}(n; k)$$
$$= STFT_{Re}(n; k) + STFT_{Im}(n; k);$$
(5)

where:

$$H_{p}(n; k) = [HT(n; k) + HT(n; j k)]=2;$$
  

$$H_{n}(n; k) = [HT(n; k) j HT(n; j k)]=2;$$
 (6)

Here, the HT hardware implementation will be based on a recursive algorithm, which can be easily derived in the case of a rectangular window w(i), and represented as:

$$HT(n; k) = F(n)(i 1)^{k} + c(k)HT(n i 1; k)$$
$$+ s(k)HT(n i 1; k);$$
(7)

where HT (n;  $_i k$ ) = HT (n; N  $_i k$ ), c(k) = cos(2¼k=N); s(k) = sin(2¼k=N), and F (n) = f(n + N=2)  $_i$  f(n  $_i$ N=2). It is more suitable for VLSI implementation than the corresponding ones based on (4), since it reduces hardware complexity, [11]. For any other window w(i) type, the HT should be modi<sup>-</sup>ed in the same manner as the STFT [14, 21]. Based on (3) and (5)-(6), the SM can be written in terms of the HT,

$$SM(n; k) = [HT^{2}(n; k) + HT^{2}(n; j k)] = 2$$
  
+ 
$$\frac{\mathbf{X}^{d}}{i=1} P(i)[HT(n; k + i)HT(n; k_{j} i) + HT(n; j k + i)HT(n; j k_{j} i)]:$$
(8)

Note that we can split SM(n; k) into two parts,  $SM(n; k) = [SM_+(n; k) + SM_i(n; k)]=2$ , where:

$$SM_{+}(n;k) = HT^{2}(n;k)$$

$$+2 \frac{\mathbf{X}^{d}}{i=1} P(i)HT(n;k+i)HT(n;k|i|); \quad (9)$$

$$SM_{i}(n;k) = HT^{2}(n;i|k)$$

$$+2 \frac{\mathbf{X}^{d}}{i=1} P(i)HT(n;i|k+i)HT(n;i|k|i|); \quad (10)$$

The total number of	I	
Adders	2(L <sub>d</sub> + 2)	L <sub>d</sub> + 4
Multipliers	$2(L_{d} + 3)$	L <sub>d</sub> + 3

Table 1: The total number of adders and multipliers in the SM hardware implementation: I - the SM implementation based on STFT, and II - the SM implementation based on HT

Knowing that HT(n; i k) = HT(n; N i k), follows  $SM_i(n; k) = SM_+(n; N i k)$ , and consequently,

$$SM(n;k) = \frac{SM_{+}(n;k) + SM_{+}(n;N_{j},k)}{2}:$$
 (11)

The hardware necessary for one channel implementation of the SM with the signal independent window P (i) width, and  $L_d = 2$  is presented in Fig.1, blocks 1-2. It has been designed for a 16 bit <sup>-</sup>xed-point arithmetic. The SM implementation based on the HT (block 2 in Fig.1) needs only a half of the hardware used in the SM realization based on the STFT, [14], since the HT is always real, and SM<sub>i</sub>  $(n; k) = SM_{+}(n; N_{i}, k)$  (i.e.,  $SM_i$  (n; k) may be obtained from the (N i k) i th channel). It is important to note that the HT realization (block 1 in Fig.1) is simpler than the STFT realization, since the STFT realization includes the realization of its real and imaginary part separately, [14]. The SM(n; k)value is an average of  $SM_{+}(n; k)$  and  $SM_{+}(n; N; k)$ , (11). It is realized by a one bit shift to the right. The total number of multipliers and the total number of adders is considerably smaller than it is necessary for real-time implementation based on the STFT, Table 1. The multiplication operation results in two sign-bit and, assuming Q15 format (15 fractional bit), the product must be shifted left by one bit to obtain correct results. This shifter is included as a part of multiplier. The throughput of the system is N. The longest path is one that connects the register storing HT ( $n_i$  1; k§L<sub>d</sub>), through 2 multipliers and  $L_d + 3$  adders, with the output SM (n; k). This path determines the fastest sampling rate. Observe that the SM implementation introduces only an additional delay of L<sub>d</sub> adders, compared to the spectrogram implementation. Thus, the fastest sampling rate is essentially the same for both implementations.

Note that the hardware implementation of the signaldependent SM based on HT can be realized by producing signals which will control the summation in  $SM_+(n;k)$  and  $SM_i(n;k)$ . These signals should stop the summation outside the auto-therm width, de<sup>-</sup>ned by the spectrogram,  $SPEC(n;k) = \frac{1}{2}[HT^2(n;k) + HT^2(n;N_ik)], [21].$ 

#### 4 HARDWARE IMPLEMENTATION OF THE TIME-VARYING FILTER

Time-varying Itering is one of the challenging areas where one can bene t from the TFDs. Time-varying

<sup>-</sup>Itering of a nonstationary noisy signal  $x(n) = f(n) + {}^{2}(n)$ ; based on the WD, can be de<sup>-</sup>ned, in discrete-time domain, as [5, 13, 16, 18]:

$$(Hx)(n) = \sum_{k=i}^{\infty} L_{H}(n;k)HT_{x}(n;k); \quad (12)$$

where  $L_H(n; k) = EfW D_{fx}(n; k)g=EfW D_{xx}(n; k)g$  is the "Iters' region of support [13, 16, 18]. Note that subscripts are introduced in order to denote the TFDs of signal x(t) at the "Iter's input, the TFDs of the "Itered signal f(t), or their cross-TFDs. Starting from the properties of the SM, and its simple hardware realization, it can be concluded that the introduction of SM(n; k) in  $L_H(n; k)$  de nition, in the case of multicomponent signal f(n), is an appropriate approximate of EfWD(n; k)g, when only one noisy signal realization is known [18]. Thus,

$$L_{H}(n;k) = \frac{SM_{fx}(n;k)}{SM_{xx}(n;k)}:$$
(13)

Besides, the SM implementation includes, as a key intermediate step, the HT realization, which is included in the time-varying <sup>-</sup>Itering de<sup>-</sup>nition (12), as well. Thus, the HT realization is used in both: the  $L_H(n;k)$  determination and the <sup>-</sup>Iter implementation, Fig.1.

Consider a wide class of FM signals f (n), highly concentrated in TF plane (in a tiny region D of the TF plane), corrupted with a white noise  ${}^{2}(n)$ , widely spread in the TF plane. Now, in the hardware realization of the k<sub>i</sub> th channel, L<sub>H</sub>(n; k) can be determined by comparing the SM value with the spectral °oor R [19]. In that way we produce the control signals c<sub>k</sub>, as:

$$c_{k} = \frac{1}{0}; \text{ for } SM_{xx}(n;k) \ R \\ 0; \text{ for } SM_{xx}(n;k) < R;$$
(14)

that determine which component of HT(n;k) will be forwarded to the output. With a control signal  $c_k = 1$ , all components HT(n; k),  $k = 0; 1; ... N_i$  1, are summed mutually. For a small values of R, -Iters' region of support tends to the region D, whereas for greater values of R, -Iters' region of support tends to the instantaneous frequency of the analyzed signal. In the rst case, the distortion in the original signal would be overcame, while in the other case the maximal reduction of the noise in°uence to the <sup>-</sup>Itered signals is performed. Block scheme of the time-varying -Iter hardware realization is presented in Fig.1.a), while the complete hardware for the time-varying -Iter implementation is presented in Fig.1.b) (blocks 1-3). The additions may be performed by adding the adjacent components in the rst step, then the adjacent sums in the next step, and so on. That scheme corresponds to the butter°ies in the FFT algorithms. Namely, each component HT(n;k),  $k = 0; 1; \dots N_{i}$  1, with a control signal  $c_k = 1$ , passes through log<sub>2</sub> N adders to the output of the system.

Here, we will not present numerical illustration.. For the examples we refer the readers to the papers where the theoretical approach for the methods used in this paper is given, [8, 14, 15, 18, 20]. Also, more details on appropriate register length design are presented in [9].

#### 5 CONCLUSION

An HT based system for TF analysis is proposed. It has considerably simpler hardware implementation than the system based on the STFT. A slight extension in hardware has been proposed for the time-varying <sup>-</sup>Iter realization.

## 6 ACKNOWLEDGMENT

This work is supported by the Volkswagen Stiftung, Federal Republic of Germany.

#### References

- [1] "Proceedings of the IEEE", special issue on Time-Frequency Analysis, vol.84, no.9, Sept.1996.
- [2] M.G. Amin: "A new approach to recursive Fourier transform", Proc. IEEE, vol.75, Nov.1987, pp.1357-1358.
- [3] M.G. Amin, K.D. Feng: "Short time Fourier transform using cascade <sup>-</sup>Iter structures", IEEE Trans. CAS-II, vol.42, Oct.1995, pp.631-641.
- [4] B. Boashash, J.B. Black: "An e±cient real time implementation of the Wigner-Ville distribution", IEEE Trans. ASSP, vol.35, no.11, Nov.1987, pp.1611-1618.
- [5] G.F. Boudreaux-Bartels, T.W. Parks: "Timevarying <sup>-</sup>Itering and signal estimation using the Wigner distribution", IEEE Trans. ASSP, vol.34, no.6, June 1986, pp.442-451.
- [6] R.N. Bracewell: "The fast Hartley transform", Proc. IEEE, vol 72., Aug.1984, pp.1010-1018.
- [7] L. Cohen, Time-frequency analysis, Prentice Hall, 1995.
- [8] P. Goncalves, R.G. Baraniuk: "Pseudo a±ne Wigner distributions: De<sup>-</sup>nition and kernel formulation", IEEE Trans. SP, vol.46, no.6, June 1998, pp.1505-1517.
- [9] V. Ivanovi
  , LJ. Stankovi
  , D. Petranovi
  , "Finite register length e<sup>®</sup>ects in implementation of distributions from the Cohen class", IEEE Trans. SP, vol.46, no.7, July 1998, pp.2035-2041.
- [10] E.A. Jonckheere, C. Ma: "Split-radix fast Hartley transform in one and two dimension", IEEE Trans. SP, vol.39, no.2, Feb.1991, pp.499-503.



Figure 1: An arcitecture for hardware realization of a system for time-frequency analysis (blocks 1-2) and time-varying Itering (blocks 1-3): a) Block scheme, b) Hardware

- [11] K.J.R. Liu: "Novel parallel architectures for Shorttime Fourier transform", IEEE Trans. CAS-II, vol.40, no.12, Dec.1993, pp.786-789.
- [12] K.J.R. Liu, C.T. Chiu: "Uni<sup>-</sup>ed parallel lattice structures for time-recursive discrete cosine/sine/Hartley transforms", IEEE Trans. SP, vol.41, no.3, March 1993, pp.1357-1377.
- [13] G. Matz, F. Hlawatsch, W. Kozek: "Generalized evolutionary spectral analysis and the Weyl spectrum of nonstationary random processes", IEEE Trans. SP, vol.45, no.6, June 1997, pp.1520-1534.
- [14] D. Petranovi
  , S. Stankovi
  , LJ. Stankovi
  , "Special purpose hardware for time-frequency analysis", Electronics Letters, vol.33, no.6, March 1997, pp.464-466.
- [15] L.L. Scharf, B. Friedlander: "Toeplitz and Hankel kernels for estimating time-varying spectra of discrete-time random processes", IEEE Trans. SP, vol.49, no.1, Jan.2001, pp.179-189.
- [16] R.G. Shenoy, T.W. Parks: "The Weyl correspondence and time-frequency analysis", IEEE Trans. SP, vol.42, no.2, Feb.1994, pp.318-331.

- [17] LJ. Stankovi@: "A method for time-frequency analysis", IEEE Trans. SP, vol.42, Jan.1994, pp.225-229.
- [18] LJ. Stankovit: "On the time-frequency analysis based <sup>-</sup>Itering", Ann. des Telecomm., vol.55, no.5/6, May/June 2000, pp.216-225.
- [19] S. Stankovi
  <sup>®</sup>: "About time-variant <sup>-</sup>Itering of speech signals with time-frequency distributions for hands-free telephone systems", Signal Processing, vol.80, no.9, Sept.2000, pp.1777-1785.
- [20] S. Stankovi
  , LJ. Stankovi
  , "An architecture for the realization of a system for time-frequency analysis", IEEE Trans. CAS-II, vol.44, July 1997, pp.600-604.
- [21] S. Stankovi
  , LJ. Stankovi
  , V. Ivanovi
  , "An architecture for the VLSI design of systems for time-frequency analysis and time-varying <sup>-</sup>Itering", Ann. des Telecomm., submitted.
- [22] M. Unser: "Recursion in short time signal analysis", Signal Processing, vol.5, May 1983, pp.229-240.