EUSIPCO'2002 banner

Paper data
VLSI Design and Implementation of 2-D Inverse Discrete Wavelet Transform

McCanny Paul, DSiP Laboratories
McCanny John, Amphion Semiconductor Ltd
Masud Shahid, Amphion Semiconductor Ltd

Page numbers in the proceedings:
Volume III pp 51-54

JPEG 2000 (1/2)

Paper abstract
This paper proposes a JPEG-2000 compliant architecture capable of computing the 2 -D Inverse Discrete Wavelet Transform. The proposed architecture uses a single processor and a row-based schedule to minimize control and routing complexity and to ensure that processorutilization is kept at 100%. The design incorporates the handling of borders through the use of symmetric extension. The architecture has been implemented on the Xilinx Virtex 2 FPGA.

A PDF version is available here