AN 8-BIT PROGRAMMABLE FINE DELAY CIRCUIT WITH STEP SIZE 65PS FOR AN ULTRAWIDEBAND PULSE POSITION MODULATION TESTBED

Olaf Albert$^1$ and Christoph F. Mecklenbräuker$^{2,3}$

$^1$Siemens AG Austria, PSE PRO Radio Communication Devices, Erdberger Lände 26–28, A–1030 Vienna, Austria
$^2$Vienna Univ. of Technology, Inst. f. Communications and RF Engineering, Gusshausstr. 25/389, A–1040 Vienna, Austria
$^3$Irw. Forschungszentrum Telekommunikation Wien, Donau-City Str. 1, A–1220 Vienna, Austria

olaf.albert@siemens.com cfm@nt.tuwien.ac.at

ABSTRACT

This contribution discusses the design of a programmable delay shifter for an ultrawideband (UWB) pulse position modulation (PPM) testbed. PPM was selected because of its low duty cycle which translates to high power efficiency. The receiver synchronisation subsystem uses a digitally controlled delay shifter which is implemented in two parts: a coarse and a fine shifter. The resulting delay shift circuit is controlled by an 8-bit word and is designed to realise the delays with a granularity of 65.1 ps. The proposed combination of the delay step and fine delay components is a viable solution and the power consumption is comparable to a DDS solution.

1. INTRODUCTION

The pioneering UWB industry has demonstrated that the basic physical layer technology works, but many system-level and operational issues remain that need to be investigated before UWB technology can be integrated into commercial devices.

Currently, there exists just a very small number of methods for generating signals having ultrawide bandwidth: e.g. chirp modulation, direct spreading by high-rate pseudorandom noise sequences, fast frequency hopping, and transmission via short pulses. The latter option was chosen because of its simplicity in circuitry and its inherently low power consumption. Among the possible modulation formats, PPM was favored because it allows incoherent detection which eases receiver design and relaxes synchronisation requirements.

The testbed is implemented using off-the-shelf electronic components only. The testbed consists of a transmitter and a receiver part. The data transmission is unidirectional and realizes data transmission at 6 Msymb/s over a distance of a few meters in indoor office environments. The ultimate goal is to develop commercial-grade microwave circuitry and algorithms for ultra-wideband data transmission, especially concerning small battery driven devices. An overview over the testbed is given and the delay shifter is discussed in detail.

The receiver estimates the pulse repetition frequency once and sets the local voltage-controlled crystal oscillator (VCXO) to this estimate. Subsequently, an early-late tracker controls an eight-bit programmable delay shifter with a granularity of 65.1 ps and the local VCXO. The whole synchronisation algorithm is implemented on a low-cost microcontroller ($\mu$C).

Measurement results obtained from the testbed are discussed and compared to simulations in Matlab.

2. RECEIVER

The receiver architecture is shown in Figs. and . Low-noise amplifiers (LNA) are used in the front-end for increasing the signal amplitude and to ensure a sufficient signal-to-noise ratio for the down conversion. The LNAs consist of InGaP/GaAs MMIC (NBB-300, RF Micro Devices Inc.). A Wilkinson power divider splits the received signal into five branches of same strength. Five sampling mixers sample the input signal at different delays provided by a tapped delay line. Each of the five branches has one sampling mixer. The fifth branch of the receiver aids the synchronisation.

The tapped delay line is implemented in the integrated circuit 3D3215 (Data Delay Devices Inc.). This component implements five nominally equally spaced taps of $T = 2\,\text{ns}$ delay each. Some delay tolerances have been observed which are also due to differences in the capacitive loads. These load differences have been compensated by introducing small parallel capacitors.

Another set of five lowpass filters is used for the synchronisation part of the receiver (see Fig. ). It averages the energy of a high number of symbols and suppresses interference. A five-channel analog-to-digital converter (ADC) samples all inputs simultaneously. A $\mu$C is used for executing the synchronisation algorithm and fulfills several other tasks in the testbed. A clock generator delivers the timebase of the receiver: it is frequency controlled by the $\mu$C.

The received PPM signal $r(t)$ at the front end of the receiver can be modelled as

$$r(t) = \sum_{k=-\infty}^{\infty} q(t - A_{k/10} - kT_{PRF} - \tau(t)) + n(t), \tag{1}$$

where $q(t)$ denotes the overall pulse shape, $T = 2\,\text{ns}$ is the timeslot duration, $f_{\text{PRF}} = \frac{1}{T_{\text{PRF}}} = 60\,\text{MHz}$ is the PRF, and $n(t)$ denotes the noise. The pulse shape $q(t)$ results from the linear distortions between the antenna connectors at the transmitter and the receiver.

The sampling mixers are clocked synchronously at the receiver’s estimate of the PRF which is denoted by $f_{\text{PRF}} = (T_{\text{PRF}})^{-1}$.

The $\ell$th sampling mixer ($\ell = 0, 1, \ldots, 4$) is triggered at the delay $\ell T + \varepsilon + \Delta(t)$ where $\Delta(t)$ is adjusted by the $\mu$C.
using the Delay Step and Finedelay (see p. 3), and $|\varepsilon| \ll T$ describes small constant delay deviations from the PPM symbol delay slots at $\ell T$, i.e. we designed an early-late sampler with $\varepsilon_0 \approx \varepsilon_3 \approx -100\text{ps}$ and $\varepsilon_1 \approx \varepsilon_2 \approx 100\text{ps}$.

After the sampling mixer in the $\ell$th signal path of the receiver, we obtain for $\ell = 0, 1, \ldots, 4$

$$\hat{r}(t) = \sum_{n=-\infty}^{\infty} r(t) \delta(t - n\bar{f}_{\text{PRF}} - \ell T - \varepsilon_\ell - \hat{\Delta}(t)). \quad (2)$$

2.1 Local Oscillator Pulse Generation

The only difference of the five receiver paths is the position of the local oscillator pulses which control the diodes in the

Figure 3: Schematic of the “Finedelay” and “Delay step”.

Figure 1: Block diagram of the data path of the receiver.
The inputs $a, b, \ldots, e$ are connected to the corresponding points in Fig. 1.

Digital to Analog Converter (DAC).

An eight-channel DAC is integrated into the receiver circuitry for three different tasks. The first task is to set the gain of the variable gain amplifier. In this way, the automatic gain control (AGC) loop is closed. The second task is to control the Finedelay circuitry shown in Fig. 2. In this way, the receiver’s clock timing can be delayed in steps of $T_{PRF}/256$.

3. DIGITALLY CONTROLLED DELAY SHIFTER.

The receiver synchronisation subsystem uses a digitally controlled delay shifter, comprising the Delay Step and Finedelay blocks in Fig. 1. The delay shifter is controlled by a pair of 8-bit words which are stored in a lookup table.

The delay shifter is controlled by an 8-bit word $d \in \{0, 1, \ldots, 255\}$ and is designed to realise the delay $\Delta d$ with a granularity of $\Delta = 65.1$ ps. This results in delays up to $255 \times T_{PRF} \approx 16.60$ ns.

The schematic of the implementation is shown in Fig. 3. The controlled delay shifter is implemented in two stages, Delay Step and Finedelay, respectively. The Delay Step is based on an 8-bit controllable delay circuit (3D3428-0.25 from Data Delay Devices Inc.) having nominal delay steps of 0.25 ns. This granularity is too coarse for timing adjustment of the receiver. Therefore, a second stage, Finedelay, is serially concatenated with a range of delay shifts of approx. 1 ns. The Finedelay is controlled by one analog output voltage of the 8-bit DAC. The observed average delay behaviour of 3D3428-0.25 is shown in Fig. 5(a). The delay steps are non-uniform and evidently too coarse for synchronising to a pulse width smaller than 100 ps.

The Finedelay circuit is shown in the left part of Fig. 5. The clock input is transformed into a periodic sawtooth signal by the first RC lowpass filter $(R_1, C_1, R_2)$ and then $C_2$ removes the DC offset of the first gate. Next, the D/A output is added to the sawtooth via $R_3$ before entering a second stage with the same functionality. The observed average delay (ns) behaviour of the Finedelay circuit is shown in Fig. 5(b). We observe the generally non-linear input-output relation and that this behaviour is not monotonous. These errors in monotonicity are deterministic which was confirmed by repeated delay measurements. They are due to monotonicity errors in the off-the-shelf D/A converter.

We define the implementation error of the realised device as the difference between the implemented delay and the desired delay $\Delta d$. Finally, we carried out a discrete optimization over pairs of 8-bit words for each desired delay shift $\tau = \Delta d$ for $0 \leq \Delta d \leq 255$ such that the absolute delay shift implementation error is minimum for each $\tau$. The optimum pair of words was stored in a lookup table.

In this way, we implemented a digitally controlled delay adjustment in 256 quantised steps with a stepsize of approx. 65.1 ps. The implementation error (in pico seconds) of the realised delay is shown in Fig. 5 versus the digital input value.

4. CONCLUSION

In Impulse Radio UWB systems, fine-granularity delay shifters and low-jitter oscillators are required. Suitable components are not available off-the-shelf. Therefore, we needed to implement a digitally controlled delay shifter with almost uniform stepsize $\approx 65.1$ ps in the testbed. The combination of the delay step and fine delay components is a viable solution and the power consumption is comparable to a DDS solution. The jitter of the proposed solution is better than a DDS with 10 bit D/A converter. The latency for changes in the programmed delay depend highly on the D/A converter setting time.
Delay Measurements for 3D2428−0.25 by Sandro Rujic (2004−07−01)

digitally specified delay [ns]

<p>| | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1, 5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>1, 5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>1, 5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>0, 5, 10, 15, 20, 0, 15, 20</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Average observed delay (ns)

(a) (b)

Figure 4: (a) Delay measurement (ns) of 3D2428-0.25, (b) Delay measurement (ns) of Finedelay vs. 8 bit digital input to DAC

Figure 5: Error of the realised delay shifter (ps)

Acknowledgments

This work was partly supported by ftw. through the project I0 Signal and Information Processing within the Austrian competence center funding program Kplus and all partners of ftw.

REFERENCES


