

Trend of High-Speed SAR ADC towards RF Sampling

Mike Shuo-Wei Chen

Department of Electrical Engineering
 University of Southern California, Los Angeles, USA
 Email: swchen@usc.edu

ABSTRACT

One emerging trend of high-speed low-power ADC design is to leverage the successive approximation (SAR) topology. It has successfully advanced the power efficiency by orders of magnitude over the past decade. Given the nature of SAR algorithm, the conversion speed is intrinsically slow compared to other high-speed ADC architectures, and yet minimal static power is required due to the mostly digital implementation. This paper examines various speed enhancement techniques that enable SAR ADCs towards RF sampling, i.e. $>GS/s$ sampling rate with $>GHz$ input bandwidth, while maintaining low power and area consumption. It is expected to play a crucial role in the future energy-constrained wideband system.

I. INTRODUCTION

High-speed medium-resolution ADCs are widely adopted by electronic systems, such as instrumentations, disk read channel, high-speed serial links, optical communications, and wideband radios, etc. The ADCs in this category were initially dominated by Flash architecture with bipolar devices [1-5] in the 80s and early 90s due to the higher device speed. The first dramatic shift of paradigm began when the pervasive penetration of CMOS technology started in the late 90s. Despite that the device speed was not as high as bipolar devices, its low cost, wide adoption by digital and progressively improved speed have finally made high-speed CMOS ADC into reality [6-10]. From the architecture perspective, the Flash topology is preferred for high-speed operation since all the comparisons are accomplished within one clock cycle; however, the complexity increases exponentially with ADC resolution. It thus triggered other architectural possibilities in this realm, such as pipelined ADC architecture with time-interleaving [7, 11-15]. In the recent years, there is another major architectural shift towards high-speed SAR operation. Since the SAR architecture does not require linear analog amplification, it benefits more from the technology scaling. Much research has been engaged to push this power efficient architecture into high speed sampling regime, while it was conventionally limited to lower speed range, i.e. KS/s to MS/s , as illustrated in Fig. 1.

To prove the outstanding power efficiency of SAR architecture in relation to other ADC topologies, the performance of recent state-of-the-art high-speed ADCs is




Figure 1 Emerging paradigm shift by leveraging SAR architecture




Figure 2 Power efficiency vs. input bandwidth of the recent published Nyquist ADCs

plotted in Fig. 2. The circled dots are the published ADC literatures based on SAR within the past decade, which indicate that the power efficiency has improved by orders of magnitude, particularly for the medium resolution high-speed operation up to tens GS/s sampling rate.

This paper overviews various critical techniques to enable this level of high-speed and low-power operation. An asynchronous SAR architecture will be described in section II, which effectively reduces the internal comparison time and complexity. Section III outlines a multi-bit per conversion cycle technique that reduces the required number of SAR comparison cycles. Pipelined (section IV) and time interleaved (section V) SAR further increases the sampling rate through pipelining multiple conversion stages or parallelizing an array of SAR ADCs. The paper will be concluded in section VI.




Figure 3 Concept of asynchronous SAR conversion

II. ASYNCHRONOUS SAR

The concept of asynchronous SAR architecture was first introduced in [16]. It aims to eliminate the conversion speed constraint of a conventional synchronous SAR ADC, which relies on an internal clock to divide the time into signal tracking and individual bit comparison phase from MSB to LSB. Since every clock cycle must tolerate the worst-case comparison time as well as the clock jitter, the overall conversion speed is constrained by design. The key idea of asynchronous SAR is to trigger the internal comparison from MSB to LSB like dominoes. Whenever the current comparison is complete, a ready signal is generated and triggers the following comparison immediately. The reduction in the overall comparison time is thus achieved due to the time savings in those faster conversion cycles, as shown in Fig. 3. Moreover, no high speed internal clock is needed, which leads to a low complexity implementation. Note that, a global clock running at the sampling rate is still required to perform uniform sampling.




Figure 4 Potential implementations of asynchronous SAR

In terms of implementation, there are several variations to carry out the same asynchronous SAR algorithm including single, N and 2^N comparator configurations, as shown in Fig. 4. The single comparator configuration [16-18] consumes the least power and area among the three. However, if higher conversion speed is desired, the N or 2^N comparator configuration can be utilized to eliminate or reduce the time required for comparator reset and DAC settling [19, 20]. Note that, besides the additional hardware complexity, the offset voltage between the various comparators will degrade the ADC performance and hence

extra calibrations are typically applied in the multi-comparator configurations.




Figure 5 Multi-bit per cycle SAR architecture

III. MULTI-BIT PER CYCLE

Conventional SAR algorithm utilizes one comparison per cycle and hence requires at least N comparison cycles for an N -bit resolution. If more comparisons can be accomplished within one comparison cycle, the conversion time will be reduced proportionally, i.e. halved for 2bit/cycle case. Essentially, it is the combination of Flash and SAR ADC topology that are compromised in between the hardware complexity and sampling speed. The idea can be traced at least back to 60s' [21-23], where multiple reference DACs are built so that two bits are generated per cycle. In recent years, multiple capacitive DACs are utilized to sample the analog input and perform 2bit/cycle SAR algorithm by generating various reference levels [24]. To mitigate the drawback of additional capacitive loading, interpolation technique can be adopted with the mixture of resistive and capacitive DACs [25, 26]. The sampling speed of a single 2b/cycle SAR ADC has been demonstrated close-to 1GS/s with 6-8 bit resolution. Note that, the consequence of adopting such a Flash-like architecture is the vulnerability to the comparator offset, which leads to ADC nonlinearity. On the contrary, the comparator offset of a conventional 1b/cycle SAR only leads to the global offset without distortion. Therefore, the multi-bit per cycle SAR architecture is not as power efficient and most likely requires offset cancellation techniques. Another variation of a multi-bit per cycle SAR ADC is to utilize both voltage and time quantization that effectively provides multi-bit comparisons [27, 28]. It makes use of the input dependent delay of the comparator resolving time and allows SAR conversion to reduce switching activity and required conversion time.

IV. PIPELINING

Another common technique to improve the sampling speed is through pipelined conversion stages. Conventional pipelined ADC utilizes low resolution Flash ADC in each pipelined stage. The concept of pipelined SAR architecture is to replace the complex Flash ADC with power efficient SAR topology. As a result, one can allocate more quantization levels for each pipelined stage without much power penalty. Moreover, in the case of charge redistribution SAR ADC, the residue voltage is readily available on the capacitor network in the end of SAR

conversion, which can be re-used as part of the switch-capacitor residue amplifier [29, 30]. The architecture can also be extended to other low-power residue amplification techniques, such as an amplifier that dynamically charges up the second stage sampling capacitance depending on the residue voltage from the previous stage [19]. The drawback is the less accurate amplification and vulnerability to PVT variations which requires extra calibrations.




Figure 6 One embodiment of pipelined SAR

V. TIME INTERLEAVING

In the early 2000s, SAR ADC began its footprint in the high speed sampling regime (>hundreds MS/s) instead of operating in high resolution and lower sampling rate. In [31], it demonstrated that a 6bit, 600MS/s ADC is achievable via 8-way time interleaved SAR in 90nm CMOS with low power consumption. Ever since, the number of time interleaved SAR has been increasing consistently and a recent 8-bit, 56GS/s ADC was reported in [32] that consists of unprecedented 320-way 175MS/s SAR ADCs in 65nm CMOS. The ultra-high-speed ADC design has become somewhat similar to digital VLSI design, where massive parallelism is adopted for speed improvement. However, there are significant overheads associated massive time interleaved ADCs, including the capacitive loading of the sample-and-hold network, clock distributions, and mismatches in between the single ADCs. In this sub-section, several design techniques to alleviate these constraints will be reviewed.

First of all, the value of sampling capacitor should be minimized while maintaining sufficient matching accuracy. As more ADCs are time interleaved, the more sampling capacitors will load the previous driver stage and limit the achievable bandwidth. For example, if the tracking time is half of the entire sampling period, the driver of an M-way time interleaved ADC will be loaded with M/2 sampling capacitor at any given time. One way to alleviate the sampling capacitor loading issue is to divide the sampling switches into two stages. The first-stage front end sampling switches operate at a higher speed but with less capacitor loading [33]. However, the buffers in between the stages can become the linearity bottleneck. Another common approach is to reduce the tracking time so that only one sampling




Figure 7 Time interleaved SAR ADC




Figure 8 Series capacitor ladder network for S/H

capacitor is activated at a time [34, 35], as shown in Fig. 7. Besides cascading the sampling network, the sampling capacitance of each ADC should be minimized. For a medium resolution ADC, the sampling capacitance is not constrained by the KT/C noise, for instance, an 8-bit ADC requires merely on the order of 10fF total sampling capacitance with 1V input swing. Shown in Fig. 8, a series capacitor ladder network can be applied in both non-binary [16] and binary case [36]. Since the capacitors are connected in series, the total sampling capacitance seen by the input driver is substantially reduced and independent of ADC resolution, which is not the case in the conventional parallel connected capacitor array. Another benefit of using series connected capacitor network is the potential usage of a larger unit capacitor in order to satisfy the matching requirement. Finally, the mismatches between the interleaved ADCs typically require calibrations to compensate for offset, gain, and timing skews [13, 37-39].

VI. CONCLUSION

SAR ADC architecture presents a promising path for high speed and low power operation. Moreover, the nature of its mostly digital implementation will continue to favor the technology scaling in terms of the achievable speed and power consumption. Several outlined techniques, including asynchronous SAR, massive time interleaving, and pipelining, are expected to play a key role in driving even higher sampling rate and lower power consumption in the future. More architecture and circuit level innovations to further enhance SAR conversion speed and reduce the overhead of massive time interleaving are crucial to achieve this goal.

References

- [1] A. Matsuzawa, M. Kagawa, M. Kanoh, K. Tatehara, T. Yamaoka and K. Shimizu, "A 10 b 30 MHz two-step parallel BiCMOS ADC with internal S/H," in Solid-State Circuits Conference, 1990. Digest of Technical Papers. 37th ISSCC., 1990 IEEE International, pp. 162-163, 1990.
- [2] F. Murden and R. Gosser, "12b 50MSample/s two-stage A/D converter," in Solid-State Circuits Conference, 1995. Digest of Technical Papers. 42nd ISSCC, 1995 IEEE International, pp. 278-279, 379, 1995.
- [3] B. Peetz, B.D. Hamilton and J. Kang, "An 8-bit 250 megasample per second analog-to-digital converter: operation without a sample and hold," Solid-State Circuits, IEEE Journal Of, vol. 21, pp. 997-1002, 1986.
- [4] R. Petschacher, B. Zojer, B. Astegeher, H. Jessner and A. Lechner, "A 10-b 75-MSPS subranging A/D converter with integrated sample and hold," Solid-State Circuits, IEEE Journal Of, vol. 25, pp. 1339-1346, 1990.
- [5] K. Poulton, K.L. Knudsen, J.J. Corcoran, Keh-Chung Wang, R.B. Nubling, R.L. Pierson, M.-F. Chang, P.M. Asbeck and R.T. Huang, "A 6-b, 4 GSa/s GaAs HBT ADC," Solid-State Circuits, IEEE Journal Of, vol. 30, pp. 1109-1118, 1995.
- [6] B.P. Brandt and J. Lutsky, "A 75-mW, 10-b, 20-MSPS CMOS subranging ADC with 9.5 effective bits," Solid-State Circuits, IEEE Journal Of, vol. 34, pp. 1788-1795, 1999.
- [7] K. Poulton, R. Neff, B. Setterberg, B. Wuppermann, T. Kopley, R. Jewett, J. Pernillo, C. Tan and A. Montijo, "A 20 GS/s 8 b ADC with a 1 MB memory in 0.18 μm CMOS," in Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International, pp. 318-496 vol.1, 2003.
- [8] Shin-II Lim, Seung-Hoon Lee and Sun-Young Hwang, "A 12 b 10 MHz 250 mW CMOS A/D converter," in Solid-State Circuits Conference, 1996. Digest of Technical Papers. 42nd ISSCC., 1996 IEEE International, pp. 316-317, 465, 1996.
- [9] S. Tsukamoto, T. Endo and W.G. Schofield, "A CMOS 6b 400 M sample/s ADC with error correction," in Solid-State Circuits Conference, 1998. Digest of Technical Papers. 1998 IEEE International, pp. 152-153, 1998.
- [10] Y. Tamba and K. Yamakido, "A CMOS 6 b 500 MSample/s ADC for a hard disk drive read channel," in Solid-State Circuits Conference, 1999. Digest of Technical Papers. ISSCC. 1999 IEEE International, pp. 324-325, 1999.
- [11] W. Bright, "8 b 75 M sample/s 70 mW parallel pipelined ADC incorporating double sampling," in Solid-State Circuits Conference, 1998. Digest of Technical Papers. 1998 IEEE International, pp. 146-147, 428, 1998.
- [12] C.S.G. Conroy, D.W. Cline and P.R. Gray, "A high-speed parallel pipelined ADC technique in CMOS," in VLSI Circuits, 1992. Digest of Technical Papers., 1992 Symposium on, pp. 96-97, 1992.
- [13] Daihong Fu, K.C. Dyer, S.H. Lewis and P.J. Hurst, "A digital background calibration technique for time-interleaved analog-to-digital converters," Solid-State Circuits, IEEE Journal Of, vol. 33, pp. 1904-1911, 1998.
- [14] K.Y. Kim, N. Kusayanagi and A.A. Abidi, "A 10-bit, 100 MS/s CMOS A/D converter," in Custom Integrated Circuits Conference, 1996., Proceedings of the IEEE 1996, pp. 419-422, 1996.
- [15] Yun-Ti Wang and B. Razavi, "An 8-bit 150-MHz CMOS A/D converter," Solid-State Circuits, IEEE Journal Of, vol. 35, pp. 308-317, 2000.
- [16] S.-M. Chen and R.W. Brodersen, "A 6-bit 600-MS/s 5.3-mW Asynchronous ADC in 0.13- μm CMOS," Solid-State Circuits, IEEE Journal Of, vol. 41, pp. 2669-2680, 2006.
- [17] J. Craninckx and G. Van der Plas, "A 65fJ/Conversion-Step 0-to-50MS/s 0-to-0.7mW 9b Charge-Sharing SAR ADC in 90nm Digital CMOS," in Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International, pp. 246-600, 2007.
- [18] P. Harpe, Cui Zhou, Xiaoyan Wang, G. Dolmans and H. de Groot, "A 30fJ/conversion-step 8b 0-to-10MS/s asynchronous SAR ADC in 90nm CMOS," in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International, pp. 388-389, 2010.
- [19] B. Verbruggen, J. Craninckx, M. Kuijk, P. Wambacq and G. Van der Plas, "A 2.6 mW 6 bit 2.2 GS/s Fully Dynamic Pipeline ADC in 40 nm Digital CMOS," Solid-State Circuits, IEEE Journal Of, vol. 45, pp. 2080-2090, 2010.
- [20] G. Van der Plas and B. Verbruggen, "A 150 MS/s 133 W 7 bit ADC in 90 nm Digital CMOS," Solid-State Circuits, IEEE Journal Of, vol. 43, pp. 2631-2640, 2008.
- [21] A.M. Dighe and A.R. Kelkar, "New strategies for fast ADC circuits," Instrumentation and Measurement, IEEE Transactions On, vol. 39, pp. 878-880, 1990.
- [22] S.M. Bhandari and S. Aggarwal, "A successive double-bit approximation technique for analog/digital conversion," Circuits and Systems, IEEE Transactions On, vol. 37, pp. 856-858, 1990.
- [23] T.C. Verster, "A Method to Increase the Accuracy of Fast-Serial-Parallel Analog-to-Digital Converters," Electronic Computers, IEEE Transactions On, vol. EC-13, pp. 471-473, 1964.
- [24] Zhiheng Cao, Shouli Yan and Yunchu Li, "A 32mW 1.25GS/s 6b 2b/step SAR ADC in 0.13 μm CMOS," in Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International, pp. 542-634, 2008.
- [25] Hegong Wei, Chi-Hang Chan, U-Fat Chio, Sai-Weng Sin, Seng-Pan U, R.P. Martins and F. Maloberti, "An 8-b 400-MS/s 2-b-Per-Cycle SAR ADC With Resistive DAC," Solid-State Circuits, IEEE Journal Of, vol. 47, pp. 2763-2772, 2012.
- [26] Yuan-Ching Lien, "A 4.5-mW 8-b 750-MS/s 2-b/step asynchronous subranged SAR ADC in 28-nm CMOS technology," in VLSI Circuits (VLSIC), 2012 Symposium on, pp. 88-89, 2012.
- [27] J. Guerber, H. Venkatram, M. Gande, A. Waters and U. Moon, "A 10-b Ternary SAR ADC With Quantization Time Information Utilization," Solid-State Circuits, IEEE Journal Of, vol. 47, pp. 2604-2613, 2012.
- [28] A. Shikata, R. Sekimoto, T. Kuroda and H. Ishikuro, "A 0.5 V 1.1 MS/sec 6.3 fJ/Conversion-Step SAR-ADC With Tri-Level Comparator in 40 nm CMOS," Solid-State Circuits, IEEE Journal Of, vol. 47, pp. 1022-1030, 2012.
- [29] M. Furuta, M. Nozawa and T. Itakura, "A 10-bit, 40-MS/s, 1.21 mW Pipelined SAR ADC Using Single-Ended 1.5-bit/cycle Conversion Technique," Solid-State Circuits, IEEE Journal Of, vol. PP, pp. 1-1, 2011.
- [30] C.C. Lee and M.P. Flynn, "A SAR-Assisted Two-Stage Pipeline ADC," Solid-State Circuits, IEEE Journal Of, vol. 46, pp. 859-869, 2011.
- [31] D. Draxelmayer, "A 6b 600MHz 10mW ADC array in digital 90nm CMOS," in Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE International, pp. 264-527 Vol.1, 2004.
- [32] I. Dedic, "56Gs/s ADC : Enabling 100GbE," in Optical Fiber Communication (OFC), collocated National Fiber Optic Engineers Conference, 2010 Conference on (OFC/NFOEC), pp. 1-3, 2010.
- [33] K. Doris, E. Janssen, C. Nani, A. Zanicopoulos and G. van der Weide, "A 480mW 2.6GS/s 10b 65nm CMOS time-interleaved ADC with 48.5dB SNDR up to Nyquist," in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International, pp. 180-182, 2011.
- [34] S.K. Gupta, M.A. Inerfield and Jingbo Wang, "A 1-GS/s 11-bit ADC With 55-dB SNDR, 250-mW Power Realized by a High Bandwidth Scalable Time-Interleaved Architecture," Solid-State Circuits, IEEE Journal Of, vol. 41, pp. 2650-2657, 2006.
- [35] S.M. Louwsma, A.J.M. van Tuijl, M. Vertregt and B. Nauta, "A 1.35 GS/s, 10 b, 175 mW Time-Interleaved AD Converter in 0.13 μm CMOS," Solid-State Circuits, IEEE Journal Of, vol. 43, pp. 778-786, 2008.
- [36] E. Alpman, H. Lakdawala, L.R. Carley and K. Soumyanath, "A 1.1V 50mW 2.5GS/s 7b Time-Interleaved C-2C SAR ADC in 45nm LP digital CMOS," in Solid-State Circuits Conference - Digest of Technical Papers, 2009. ISSCC 2009. IEEE International, pp. 76-77, 77a, 2009.
- [37] WenBo Liu, Yuchun Chang, Szu-Kang Hsien, Bo-Wei Chen, Yung-Pin Lee, Wen-Tsao Chen, Tzu-Yi Yang, Gin-Kou Ma and Yun Chiu, "A 600MS/s 30mW 0.13 μm CMOS ADC array achieving over 60dB SFDR with adaptive digital equalization," in Solid-State Circuits Conference - Digest of Technical Papers, 2009. ISSCC 2009. IEEE International, pp. 82-83, 83a, 2009.
- [38] J.A. McNeill, K.Y. Chan, M.C.W. Coln, C.L. David and C. Brennenman, "All-Digital Background Calibration of a Successive Approximation ADC Using the "Split ADC" Architecture," Circuits and Systems I: Regular Papers, IEEE Transactions On, vol. PP, pp. 1-1, 2011.
- [39] M. El-Chammas and B. Murmann, "A 12-GS/s 81-mW 5-bit Time-Interleaved Flash ADC With Background Timing Skew Calibration," Solid-State Circuits, IEEE Journal Of, vol. 46, pp. 838-847, 2011.